High-level synthesis of pipelined circuits from modular queue-based specifications

Producción científica: Artículo en revista indizadaArtículorevisión exhaustiva

1 Cita (Scopus)

Resumen

This paper describes a novel approach to high-level synthesis of complex pipelined circuits, including pipelined circuits with feedback. This approach combines a high-level, modular specification language with an efficient implementation. In our system, the designer specifies the circuit as a set of independent modules connected by conceptually unbounded queues. Our synthesis algorithm automatically transforms this modular, asynchronous specification into a tightly coupled, fully synchronous implementation in synthesizable Verilog.

Idioma originalInglés
Páginas (desde-hasta)2655-2664
Número de páginas10
PublicaciónIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumenE84-A
N.º11
EstadoPublicada - nov 2001
Publicado de forma externa

Huella

Profundice en los temas de investigación de 'High-level synthesis of pipelined circuits from modular queue-based specifications'. En conjunto forman una huella única.

Citar esto