Skip to main navigation Skip to search Skip to main content

A design environment with simulation and formal verification (SYR-PADDE)

  • Miquel Bertran*
  • , Felipe Alverez-Cuevas
  • , Joan Viaplana
  • , Albert Duran
  • , Miquel Porta
  • , Bartomeu Palmer
  • , Joan Ramió
  • , Daniel Cabedo
  • , Antoni Garrell
  • , Josep M. Garrell
  • , Francese Escudero
  • , Miquel Nicolau
  • , Francese Oller
  • , Jordi Forga
  • , Joan M. Espejo
  • , Josep M. Solanas
  • *Corresponding author for this work

    Research output: Conference paper › Contribution › peer-review

    2 Citations (Scopus)

    Abstract

    An expreimental CAD environment for distributed systems, and in particular for the telecommunications arena, integrating tools for simulation and for formal verification is outlined. The simulation part (PADDE, from Parallelism and Abstraction in Dimensional Design) is operative and under use. The verification part (SYR, from System Rules) is being developed, both theory, methods, and tools.

    Original languageEnglish
    DOIs
    Publication statusPublished - 1994
    Event5th IEEE International Workshop on Computer-Aided Modeling, Analysis, and Design of Communication Links and Networks, CAMAD 1994 - Princeton, United States
    Duration: 24 Apr 1994 → 27 Apr 1994

    Conference

    Conference5th IEEE International Workshop on Computer-Aided Modeling, Analysis, and Design of Communication Links and Networks, CAMAD 1994
    Country/TerritoryUnited States
    CityPrinceton
    Period24/04/94 → 27/04/94

    Fingerprint

    Dive into the research topics of 'A design environment with simulation and formal verification (SYR-PADDE)'. Together they form a unique fingerprint.

    Cite this